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Abstract—Today’s high-performance computing (HPC) applications are producing vast volumes of data, which are challenging
to store and transfer efﬁciently during the execution, such that
data compression is becoming a critical technique to mitigate
the storage burden and data movement cost. Huffman coding is
arguably the most efﬁcient Entropy coding algorithm in information theory, such that it could be found as a fundamental step
in many modern compression algorithms such as DEFLATE. On
the other hand, today’s HPC applications are more and more
relying on the accelerators such as GPU on supercomputers,
while Huffman encoding suffers from low throughput on GPUs,
resulting in a signiﬁcant bottleneck in the entire data processing.
In this paper, we propose and implement an efﬁcient Huffman
encoding approach based on modern GPU architectures, which
addresses two key challenges: (1) how to parallelize the entire
Huffman encoding algorithm, including codebook construction,
and (2) how to fully utilize the high memory-bandwidth feature
of modern GPU architectures. The detailed contribution is fourfold. (1) We develop an efﬁcient parallel codebook construction
on GPUs that scales effectively with the number of input symbols.
(2) We propose a novel reduction based encoding scheme that can
efﬁciently merge the codewords on GPUs. (3) We optimize the
overall GPU performance by leveraging the state-of-the-art CUDA
APIs such as Cooperative Groups. (4) We evaluate our Huffman
encoder thoroughly using six real-world application datasets on
two advanced GPUs and compare with our implemented multithreaded Huffman encoder. Experiments show that our solution
can improve the encoding throughput by up to 5.0× and 6.8×
on NVIDIA RTX 5000 and V100, respectively, over the state-ofthe-art GPU Huffman encoder, and by up to 3.3× over the multithread encoder on two 28-core Xeon Platinum 8280 CPUs.

much more slowly than computing power, causing intra-/internode communication cost and I/O bottlenecks to become a
more serious issue in fast stream processing [6]. Compressing
the raw simulation data at runtime and decompressing them
before post-analysis can signiﬁcantly reduce communication
and I/O overheads and hence improving working efﬁciency.
Huffman coding is a widely-used variable-length encoding
method that has been around for over 60 years [17]. It is
arguably the most cost-effective Entropy encoding algorithm
according to information theory, though some other coding
methods such as arithmetic coding and range coding offer
slightly better compression ratios in a few speciﬁc cases. As
such, Huffman coding algorithm serves as the critical step
in many general-purpose lossless compression software or libraries such as GZIP [9], Zstd [47], and Blosc [5]. It is also an
integral part of many lossy compressors for image and video,
such as JPEG [42]. Moreover, Huffman coding is also extensively used in many error-bounded lossy compressors (such as
SZ [10, 40] and MGARD [2]), which have been very effective
in compressing big scientiﬁc datasets with high data ﬁdelity, as
veriﬁed by many existing studies [24, 22, 46].
In this paper, we focus on parallelizing the entire Huffman
encoding algorithm on GPUs rather than the decoding stage. On
the one hand, the Huffman encoding algorithm plays a critical
role in more and more HPC applications [18, 7] whose runtime
performances are heavily relying on the GPU accelerators of
supercomputers. On the other hand, compared with decompression performance, compression performance (or encoding
efﬁciency) is particularly important to HPC applications, since
large amounts of data need to be compressed on the ﬂy and
poor compression performance may substantially counteract
performance improvement resulting from the reduced data size,
causing inferior I/O performance [23]. By contrast, decompression generally happens only during the post-analysis, which has
nothing to do with runtime performance of the simulation.
However, there are no efﬁcient Huffman encoding algorithms
designed for the GPU, leaving a signiﬁcant gap that needs
to be ﬁlled to meet modern HPC applications’ requirements.
Although many multi-thread Huffman encoding algorithms already exist (e.g., Zstd extended its capability to run on multiple
CPU cores [1]), their design is limited to coarse-grained par-

I. I NTRODUCTION
With the ever-increasing scale of HPC applications, vast volumes of data are produced during simulation, resulting in a bottleneck for both storage and data movement due to limited capacity and I/O bandwidth. For example, Hardware/Hybrid Accelerated Cosmology Code (HACC) [16] (twice ﬁnalist nominations for ACM Gordon Bell Prize) produces 20 petabytes of
data to store in one simulation of 3.5 trillion of particles with
300 timesteps, whereas leadership-class supercomputers such
as Summit [37] have limited storage capacities (around 50∼200
PB) to be shared by hundreds of users. On the other hand,
network and interconnect technologies in HPC systems advance
Corresponding author: Dingwen Tao (dingwen.tao@wsu.edu), School of
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allelism, which is unsuitable for today’s modern GPU architectures (featuring massive single-instruction-multiple-thread
(SIMT) mechanisms and high memory-bandwidth features).
A few GPU-based Huffman encoders, such as Rahmani et
al.’s encoder [32], adopt a rather simple parallel preﬁx sum
algorithm to calculate the location of each encoded symbol,
which cannot fully utilize the GPU memory bandwidth due to
masses of movements of fragmented and variable-length data
cells. Moreover, it is worth noting that traditionally, Huffman
coding is used in cases where there are 8 bits per symbol (i.e.,
256 symbols in total), which is far less than enough for many
emerging HPC use cases. Error-bounded lossy compression, for
example, often requires more than 8 bits per codeword (e.g., 16
bits are required if 65536 symbols are used in the codebook),
because of potentially large amount of integer numbers produced after the error-bounded quantization step [40]. However,
constructing a large Huffman codebook sequentially may incur
a signiﬁcant performance bottleneck to the overall Huffman
encoding on GPUs, which was not addressed by any prior work.
To address the signiﬁcant gap, we present an efﬁcient Huffman encoder on GPUs, which is compatible with many emerging HPC scenarios. The basic idea is leveraging a battery of
techniques to optimize performance on modern GPU architectures, based on an in-depth analysis of Huffman encoding
stage. Speciﬁcally, we optimize the parallel Huffman codebook
construction for GPUs and signiﬁcantly reduce the overhead
of constructing the codebook that involves a large number
of symbols. Moreover, we propose a novel reduction-based
encoding scheme, which can signiﬁcantly improve the memory
bandwidth utilization by iteratively merging codeword groups.
To the best of our knowledge, our proposed and implemented
Huffman encoder is the ﬁrst work that achieves hundreds of
GB/s encoding performance on V100 GPU. The detailed contributions are listed as follows.
•

•

•

•

construction and reduction-based encoding scheme on GPUs.
In §V, we show the experimental evaluation results. In §VI and
§VII, we discuss the related work and conclude our work.
II. BACKGROUND
A. Huffman Coding and Its Emerging Applications
Huffman coding is a fundamental data compression algorithm proposed by David Huffman in 1952 [17]. In essence,
it assigns codes to characters such that the length of the code
depends on the relative frequency of the corresponding character (a.k.a., input symbol). Huffman codes are variable-length
and preﬁx-free. Here preﬁx-free means no code is a preﬁx
of any other. Any preﬁx-free binary code can be visualized
as a binary tree (called the Huffman tree) with the encoded
characters stored at the leaves.
In recent years, data reduction attracts more and more attention in the HPC ﬁeld, and Huffman coding becomes an
integral part of many data reduction techniques such as errorbounded lossy compression [10, 25, 2]. For multiple HPC use
cases, Huffman coding usually needs to be customized with a
large number of symbols, instead of using the classic Huffman
coding with only 256 symbols/characters in the codebook.
For example, SZ requires a customized Huffman coding with
65536 quantization bins in default, such that a large majority
of integer codes generated by its quantization could be covered
by the encoding scheme. Such a customized Huffman coding
is particularly critical when the data is difﬁcult to be predicted
accurately, which is very common in scientiﬁc datasets.
Another important scenario is n-gram compression [21]. For
example, some languages have morphology in the structure of
words or morphemes, and it is important to utilize this syllablebased morphology for developing an efﬁcient text compression approach for these languages. Nguyen et al. proposed a
method [28] to partition words into its syllables and then to
produce their bit representations for compression. The number
of bits in syllables (symbols) depends on the number of entries
in the dictionary ﬁle. As another example, segmenting, encoding, and decoding DNA sequences based on n-gram statistical
language model is a critical research topic in bioinformatics to
handle the vast volumes of DNA sequencing data. Speciﬁcally,
in this work [21], researchers ﬁnd the length of most DNA
words/symbols (e.g., 12∼15 bits) and build an n-gram biology
language model by analyzing the genomes of multiple model
species. Then, they design an approach to segment the DNA
sequences and encode them accordingly.
In all the above cases, Huffman coding may require generating a codebook with a large number of symbols which is
usually far smaller than that of the input codewords. However,
since such a large codebook is generated serially, codebook
construction can become a signiﬁcant bottleneck, especially on
small to medium-sized datasets. Thus it is vital to develop an
approach to build a Huffman codebook efﬁciently.

We carefully explore how parallelization techniques can be
applied to the entire Huffman encoding algorithm including
histogramming, codebook construction, and encoding, and
optimize each stage using state-of-the-art CUDA APIs such
as Cooperative Groups.
We develop an efﬁcient parallel codebook construction on
GPUs, especially for scenarios requiring a codebook with a
large number of symbols, opening new possibilities for nontraditional use cases of Huffman coding.
We propose a novel reduction-based encoding scheme that
iteratively merges the encoded symbols, signiﬁcantly improving GPU memory bandwidth utilization.
We evaluate our Huffman encoder on six real-world datasets
using two state-of-the-art GPUs and compare it with other
state-of-the-art Huffman encoders on both CPUs and GPUs.
Experiments show that our solution can improve the encoding throughput by up to 6.8× on V100 and 3.3× on CPUs.

In §II, we present the background for Huffman coding and
parallel algorithms for its codebook construction. In §III, we
discuss the limitation of current Huffman encoding on GPUs.
In §IV, we present our proposed parallel Huffman codebook

B. PRAM Model
PRAM is a classic model to describe parallel algorithms
where multiple processors are attached to a single memory en-
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tity. It essentially assumes that 1 a set of processors of uniform
type exist, and 2 all the processors share a common memory
unit with their accesses equal (via a memory access unit). This
model is made independent from speciﬁc hardware by introducing some ideal assumptions. The conventional taxonomy
of read/write (R/W) conﬂicts emphasize on the concurrency
(denoted by C) and exclusiveness (denoted by E). Thus, there
are four different constraints that have been enforced on the
PRAM model: EREW, ERCW, CREW, CRCW. In this paper,
we focus on the CREW PRAM model used by our parallel
codebook construction algorithm and implement it on the GPU.

In this section, we ﬁrst discuss the scalability constraints
posed by modern GPU architectures, especially the CUDA
architecture. We then analyze the performance bottleneck of the
state-of-the-art Huffman encoding method. Finally, we formulate our research problem under certain constraints.
A. Scalability Constraints from GPU Hardware
First, we analyze the scalability constraints from the GPU
hardware perspective. The thread is the basic programmable
unit that allows the programmer to use the massive amount of
CUDA cores. CUDA threads are grouped at different levels,
including warp, block, and grid levels.
a) Rigid SIMD-ness Against Randomness: The warp is
a basic-level scheduling unit in CUDA associated with SIMD
(single-instruction multiple-data). Speciﬁcally, the threads in
a warp achieve convergence when executing exactly the same
instruction; otherwise, warp divergence happens. In the current
CUDA architecture, the number of threads in a warp is 32,
hence, it works as 32-way SIMT when converging. However,
when diverging happens, it may cause discrepancy from the
PRAM model, because diverged threads add extra overhead to
the execution. Thus, we relax the use of the PRAM model.
Nevertheless, the GPU’s massive parallelism allows our implementation to exhibit the theoretical complexity of parallel
Huffman coding under PRAM.
b) Block-Shared Memory Lifecycle Binding: Unlike the
warp, the thread block (or simply block) is a less hardwarecoupled description of thread organization, as it is explicitly
seen in the kernel conﬁguration when launching one. Threads
in the same block can access the shared memory, a small pool
of fast programmable cache. On one hand, shared memory is
bound to active threads, which are completely scheduled by the
GPU hardware; however, on the other hand, a grid of threads
may exceed the hardware supported number of active threads at
a time. As a result, the data stored in the shared memory used
by the previous batch of active threads may be invalid when the
current or following batch of active threads are executing.
Therefore, we must make use of both coarse- and ﬁnegrained parallelization in our design due to the scalability constraints from the CUDA architecture. For coarse-grained parallelization, we divide the data into multiple independent chunks,
not only because it is easy to map chunks to thread blocks
and utilize local shared memory, but also because it will facilitate the reverse process, decoding. In addition, coarse-grained
chunking can improve performance signiﬁcantly with only a
minimum overhead in compression ratio. For ﬁne-grained parallelization, the state-of-the-art work [32] only addresses the
encoding stage rather than Huffman codebook construction. In
the next section, we will further analyze the performance issue
of the existing ﬁne-grained encoding approach.

C. Parallel Huffman Codebook Construction
The serial Huffman codebook construction algorithm with
the complexity of O(n log n) constructs a naïve binary tree—
a data structure not well-suited for the GPU memory. Speciﬁcally, the naïve Huffman tree has an inefﬁcient GPU memory
access pattern, which would incur a signiﬁcant performance
overhead on codebook construction. This is conﬁrmed by our
experiment: constructing a Huffman codebook with 8,192 input
symbols takes 144 ms on NVIDIA V100 GPU, which degrades
the throughput of compressing 1 GB data to less than 10 GB/s.
Obviously, it is very important to develop an efﬁcient parallel codebook construction algorithm on GPU to match the
high speed of other stages in Huffman encoding. To this end,
we review the literature carefully for existing parallel Huffman tree and codebook construction algorithms. Larmore and
Przytycka [20] proposed a parallel Huffman tree construction
algorithm under
√ the CREW PRAM model using n processors with O( n log n) time per processor, the ﬁrst algorithm
whose processor count scales linearly with the number of input
symbols. Here both the number of processors and the number
of input symbols are n. However, the proposed algorithm is
known for its inefﬁciency of performing O(n2 ) work. Millidiú
et al. [27] later proposed another CREW PRAM algorithm
 for
n
time
the same problem, with n processors, O H · log log H
per processor, and O(n) work, where H is the length of the
longest codeword. Since Huffman codes can be up to O(n) in
length, the proposed algorithm has a worst case performance of
O(n) per processor, but this is rarely encountered in practice,
especially in HPC scenarios whose ﬂoating-point data tends to
be mostly smooth and predictable.
The previously discussed algorithms all output Huffman
trees, where the trees still need to be traversed serially to
generate a codebook. To address this issue, Ostadzadeh et al.
proposed a CREW PRAM algorithm that directly generates
the codebook [31]. To do this, it generates the length of each
n
) time per
symbol, with n processors and O(H · log log H
processor, and then converts the generated symbol lengths into
codes, with n processors and O(H) time per processor. We
propose our Huffman codebook construction method based on
this algorithm due to its direct output of Huffman codes as well
as its outstanding performance on most Huffman work.

B. Fully Enabling GPU’s High Memory Bandwidth
Compared to compute-bound algorithms such as matrixmatrix multiplication, Huffman encoding tends to be more
memory-bound [15]. In practice, Huffman encoding that has
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given the same degree of launched parallelism, which is also
conﬁrmed by our experiment—the preﬁx-sum based method
can only achieve a throughput of 37 GB/s on V100 on a
dataset with the average codeword length of 1.02717 bits. On
the other hand, even though the last step—concurrent write
to global memory—is theoretically low in time complexity
(i.e., O(1)), the hardware implementation makes it tend to
be CREW (exhibiting memory contention). For example, our
experiment shows that the concurrent iterative solution has
similar performance as one-time exclusive parallel write.
Overall, in this work, we aim to fully enable the high GPU
bandwidth for Huffman encoding in a wide range of emerging
scenarios (i.e., more than 256 symbols in the codebook) without
loss of generality. Note that achieving high performance on
GPUs requires to rigidly follow the coalescing and SIMD
characteristics, which are against the irregular memory access
pattern. Therefore, in order to develop a high-performance
Huffman encoder on GPUs, we need 1 to balance the SIMDness from the GPU programming model and the inherent randomness of Huffman coding and 2 to develop an adaptive
solution to solve the low memory bandwidth utilization issue.

•

•
•

•

•
•
•
•
•

•
•
•
•

•
•
•

•
•

•
•

•
•

•
•

•

•

•
•
•

preﬁx sum

reduction

•
•

atomic write

•
•

•

•
•

data-thread
many-to-one
data-thread
one-to-one

ﬁne-grained

coarse-grained

histogram
blockwise reduction
gridwise reduction
build codebook
get codeword lengths
get codewords
canonize
get numl array
get ﬁrst array (raw)
canonization (raw)
get reverse codebook
Huffman enc.
reduce-merge
shuffle-merge
get blockwise code len
coalescing copy

sequential

TABLE I: Parallelism implemented for Huffman coding’s subprocedures (kernels). “sequential” denotes that only 1 thread is used due to data dependency.
“coarse-grained” denotes that data is explicitly chunked. “ﬁne-grained” denotes
that there is a data-thread mapping with little or no warp divergence.

boundary
sync block
sync device
sync grid
sync grid

•

•
•

sync grid
sync grid
sync grid
sync device
sync block
sync device
sync grid
sync device

not been highly optimized usually underutilizes GPU memory
bandwidth. In this section, we analyze the root causes of the
existing method’s low memory bandwidth utilization, which
will guide our design of an efﬁcient Huffman encoding that
fully enables high GPU memory bandwidth.
a) Variable Lengths of Codewords: Due to the variable
lengths of Huffman codes, the serial encoding must calculate
the location of each encoded symbol and perform a write
operation. Thus, it is easy to implement a relatively efﬁcient
Huffman encoding on CPU because of the CPU’s sophisticated branch prediction and caching capabilities, which can
effectively mitigate the irregular memory access pattern, even
with a relatively low memory bandwidth (e.g., Summit [37] has
about a theoretical peak memory bandwidth of about 60∼135
GB/s). In comparison, the GPU has a much higher memory
bandwidth but lower branch prediction and caching capabilities.
We note that coarse-grained parallel encoding (i.e., chunking
data and assigning each chunk to a processor) cannot fully
utilize the GPU’s high memory bandwidth, as it disregards
memory coalescing. This is conﬁrmed by a prior work, CU SZ
[41] where coarse-grained parallel encoding only achieves a
throughput of about 30 GB/s on the V100 (1/30 of the peak).
b) Limitations of Existing GPU Encoding Method: A
preﬁx-sum based Huffman encoding algorithm was proposed
to make use of the massive parallelism on GPUs [32]. In this
method, before memory copies, a classical parallel preﬁx-sum
algorithm is used to calculate the write locations of all encoded
symbols. However, it has two main drawbacks to limit its use
in all scenarios. As discussed in Section II-A, many scientiﬁc
applications generate the data that contains the symbols each
with more than one byte, thus, the lengths of the corresponding
codewords are fairly variable and diverse. On the one hand, the
preﬁx-sum based method does not exhibit good performance
in the high-compression-ratio use cases (i.e., short codeword
length averagely) [41]. This is because, by moving only few
bits in a single-/multi-byte codeword, the codeword-length agnostic solution makes low use of the GPU memory bandwidth

IV. D ESIGN M ETHODOLOGY
In this section, we propose our novel GPU Huffman encoding design for the CUDA architecture. We propose several optimizations for different stages. Speciﬁcally, we modularize the Huffman encoding into the following four stages:
1 calculating the frequencies of all input symbols, namely,
histogramming; 2 Huffman codebook generation/construction
based on the frequencies; 3 canonizing the codebook and
generating the reverse codebook for decoding; and 4 encoding
according to the codebook, and concatenate Huffman codes into
a bitstream. We ﬁrst propose an efﬁcient, ﬁne-grained parallel
codebook construction on GPUs, especially for scenarios requiring a large number of symbols (stage 2). We then propose a
novel reduction-based encoding scheme that iteratively merges
the encoded symbols, which signiﬁcantly improves memory
bandwidth utilization (stage 4). A summary of our proposed
techniques is shown in Table 1. It shows the parallelism and
CUDA APIs for each substage. We highlight the corresponding
granularity, model, scalability, and complexity.
A. Histogramming
The ﬁrst stage of Huffman encoding is to build a histogram
representing the frequency of each integer-represented symbol
from the input data. The GPU histogramming algorithm in use
is derived from that proposed by Gómez-Luna et al. [13]. This
algorithm minimizes conﬂicts in updating the histogram bin
locations by replicating the histogram for each thread block
and storing the histogram in shared memory. Where possible,
conﬂict is further reduced by replicating the histogram such
that each block has access to multiple copies. All threads inside
a block read a speciﬁed partition of the input and use atomic
operations to update a speciﬁc replicated histogram. As each
block ﬁnishes its portion of the predicted data, the replicated
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Algorithm 1: Modiﬁed parallel Huffman code construction based on [31].

histograms are combined via a parallel reduction into a single
global histogram, which is used to construct the ﬁnal codebook.

•
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26

B. Two-Phase Canonical Codebook Construction
In the second stage, we implement an efﬁcient parallel Huffman codebook construction algorithm on the GPU and modify
it to produce canonical codes for fast decoding.
1) Codebook Construction: Now that we have a single
global histogram, the next step is to efﬁciently construct a base
codebook. We implement the parallel codebook construction
algorithm proposed by Ostadzadeh et al., as described earlier,
on the GPU [31]. This algorithm provides a parallel alternative
to the original Huffman codebook construction algorithm in
O(n log n) and directly generates codewords. To the extent of
our knowledge, this algorithm has not been implemented on
the GPU elsewhere. The algorithm is split into two phases, 1
GenerateCL, which calculates the codeword length for each
input symbol, and 2 GenerateCW, which generates the actual
codeword for each input symbol. Both phases utilize ﬁne-grain
parallelism, with one thread mapped to one input symbol or
intermediate value. Additionally, both phases are implemented
as single CUDA kernels with Cooperative Groups [8], which
we use to synchronize an entire CUDA grid. We describe
both phases in Algorithm 1, with our modiﬁcations colored
blue, and emphasize our GPU implementation in the following
discussion. We refer readers to [31] for more details of the
original algorithm.
GenerateCL takes F, a sorted n-symbol histogram, and outputs CL, a size n array of codeword lengths for each symbol.
n
This phase of the algorithm runs in O(H · log log H
) time on
PRAM, where H is the longest codeword. Its parallelism can be
derived from the fact that for a given set of Huffman sub-trees,
all sub-trees whose total frequencies are less than the sum of the
two smallest sub-tree frequencies can be combined in parallel,
a result which Ostadzadeh et al. prove [31].
Before GenerateCL is launched, the histogram is sorted in
ascending order using Thrust [30]. This operation is low-cost,
as n is relatively small compared to the input data size. Once
launched, lines 1–4 of Algorithm 1 initialize the array lNodes
with each input symbol’s leaf node, and initialize the array
(and queue) iNodes as empty. Each array element describes a
Huffman node, storing its total frequency, its leader, or topmost
parent, and auxiliary information. To increase memory access
efﬁciency, each of these arrays are stored in structure-of-arrays
format, rather than the intuitive array-of-structures format. The
advantage of this is that accesses to single ﬁelds of consecutive
elements are coalesced.
Next, lines 5–26 construct the Huffman tree while there are
still leaf and internal nodes to process. Lines 6–16 create a new
node t from the smallest two leaf or internal nodes, and selects
leaf nodes whose frequencies are less than t. ParMerge (line
17) merges these selected leaf nodes and internal nodes, which
are sorted by ascending frequency, together. This is done using
a O(log log n) parallel merge under the PRAM model [31].
To implement this merge, we customize the parallel GPU
Merge Path algorithm proposed by Green et al. [14] for our in-

•
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49

GenerateCL — codeword length procedure

iNodes <- ∅, c <- 0
for all i in [0...n) concurrently do
lNodes[i].freq <- F[i], lNodes[i].leader <- (-1), CL[i] <- 0
end for
 Initialize array of leaf nodes and set codeword lengths to zero
while c < n or iNodes.size > 1 do
t <- NewNodeFromSmallestTwo(lNodes, c, iNodes)
iNodes <- iNodes ∪ {t}
 Create ﬁrst internal node
for all i in [c...n) concurrently do
if lNodes[i].freq < t.freq then
copy[i-c] <- lNodes[i]
copy.size <- AtomicMax(i-c+1, copy.size)
end if
end for
c <- c + copy.size
 Select eligible leaf nodes
 <- copy.size + iNodes.size - 1
of nodes 
s <- iNodes.size - 1 - ( mod 2)  Ensure temp will have an even number
temp <- ParMerge(copy, iNodes[0...s) )
 Merge leaf and remainder of
iNodes <- iNodes[s...iNodes.size]
internal nodes
for all i in [0...temp.size/2) concurrently do
iNodes[iNodes.size+i] <- Meld(temp[2·i], temp[2·i+1])
end for
iNodes.size <- iNodes.size + temp.size  Meld each two adjacent nodes
for all i in [0...n) concurrently do
in parallel
UpdateLeafNode(lNode[i], CL[i])  Update codeword lengths and leader
end for
pointers for leaf nodes
end while

GenerateCW — codeword generation procedure

ParReverse(CL)
CCL <- CL[0], PCL <- CL[0], FCW <- the codeword 0, CDPI <- 0
First[CCL] <- 0, Entry[CCL] <- 0
while CDPI < n-1 do
newCDPI <- n-1
for all i in [CDPI...n-1) concurrently do
if CL[i] > CCL then
newCDPI <- AtomicMin(newCDPI, i)
end if
end for
 Count number of codewords with current codeword length
for all i in [CDPI...newCDPI) concurrently do
CW[i] <- FCW + (CDPI - (newCDPI-i-1))
end for
 Build codewords of a given CCL in reverse
First[CCL] <- InvertCW(CW[newCDPI-1])
Entry[CCL] <- Entry[PCL] + (newCDPI-CDPI)  Record decoding metadata
CLDiff <- CL[newCDPI] - CL[newCDPI-1]
FCW <- CW[CDPI] + 1 · pow(2, CLDiff)
PCL <- CCL, CCL <- CL[newCDPI], CDPI <- newCDPI
 Prepare for next
end while
codeword length
for all i in [1...n) concurrently do
CW[i] <- InvertCW(CW[i])
end for
 Invert codewords, making them canonical and reordering them
ParReverse(CW)

termediate structure-of-arrays representations in GenerateCL.
In practice, this algorithm does not attain the proposed theoretical time complexity, as its time complexity is O(n/p + log n),
with p being the number of partitions (i.e., the number of
thread blocks). However, we use a number of thread blocks
proportional to the number of streaming multiprocessors (SMs),
making n/p in practice O(log n). This component of parallel
codebook construction employs coarse-grain parallelism, as
once the merge partitions are determined, each partition is
merged serially. To remove the overhead of calling a separate
kernel with dynamic parallelism, we incorporate ParMerge into
the same kernel as the rest of GenerateCL, keeping unneeded
threads idle until the merging phase. Once these nodes are
merged, they are melded together into new nodes, with the
appropriate CL values and leaf nodes being updated, on lines
18–25, and the iteration is repeated as appropriate.
GenerateCW takes CL as input and outputs CW (i.e., the actual
codewords). It takes O(H) time per thread in the PRAM model,
where H is the longest codeword, and our GPU implementation
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is consistent with this theoretical complexity (see Table III).
This phase of the algorithm utilizes ﬁne-grained parallelism,
as codewords are generated by individual threads. It assigns
numerically increasing codewords to all symbols with a given
codeword length CCL in parallel (lines 31–39). If there are
more codewords to generate that are longer than CCL, ﬁrst,
CCL and other local variables are updated (lines 42–44). Also,
the ﬁrst codeword for the new codeword length is generated
by incrementing the existing codeword and left-shifting the
codeword by the difference between the old and new codeword
lengths (line 43). Finally, lines 31–39 are repeated. Once all
codewords are generated, CW is reversed, and the codewords are
resorted by the actual input symbol they represent to generate
the forward codebook.
It is worth noting that throughout codebook construction, we
use the state-of-the-art CUDA Cooperative Groups instead of
existing block synchronization for global synchronization [8].
This is because CUDA blocks are limited to 1024 threads,
and we employ ﬁne-grained parallelism for codebook sizes
greater than 1024. An alternative technique to achieve the
same global synchronization is to separate the parallel regions into different kernels. We chose Cooperative Groups
over this technique to avoid the overhead of kernel launches
and cudaDeviceSynchronize. Our proﬁling for the NVIDIA
V100 GPU reveals that a CUDA kernel launch takes about 60
microseconds (60 μs), and each of our parallel regions performs
very little work. Also, since many of these parallel regions are
performed in a loop, we effectively avoid unnecessary CPUGPU transfers.
2) Canonizing Codebook: A canonical Huffman codebook [33] holds the same bitwidth of each codeword as the
original Huffman codebook (i.e., base codebook). Its bijective
mapping between input symbol and Huffman codeword is more
memory-efﬁcient than Huffman-tree traverse for encoding/decoding. The time complexity of serially building a canonical
codebook from the base codebook is O(n), where n is the number of symbols, and is sufﬁciently small compared with the data
size. By using a canonical codebook, we can 1 decode without
the Huffman tree, 2 efﬁciently cache the reverse codebook for
high decoding throughput, and 3 maintain exactly the same
compression ratio as the base Huffman codebook.
We start our implementation which contains a partiallyparallelized canonization CUDA kernel, utilizing Cooperative
Groups. It performs 1 linear scanning of the base codebook
(sequentially O(n)), which is parallelized at ﬁne granularity
with atomic operations; 2 loose radix-sorting of the codewords
by bitwidth (sequentially O(n)), which cannot be parallelized
because of the intrinsic RAW dependency; and 3 building the
reverse codebook (sequentially O(n)), which is enabled with
ﬁne-grained parallelism. The canonization process is relatively
efﬁcient—it only costs about 200 us to canonize a 1024codeword codebook on V100.
Nevertheless, our choice of codebook construction algorithm provides a sufﬁcient base for further optimization. Since
the output of GenerateCL and input of GenerateCW, CL, is
sorted by codeword length, the intrinsic RAW dependency of

2 is removed. In fact, the existing codewords generated by
GenerateCW are almost canonical, except for the fact that given

two codewords c1 and c2 where c2 is longer than c1 and  is c1 ’s
length, the most signiﬁcant  bits of c2 are numerically greater
than c1 . The opposite should be the case, as efﬁcient decoding
relies on this fact. To alleviate this problem, the codewords
for each level are generated in decreasing order per level (line
38 of Algorithm 1), and the bits in each codeword are then
inverted before they are stored (line 47). Moreover, additional
metadata to facilitate decoding also needs to be generated in
O(1) extra time with little storage overhead. The metadata that
we generate consists of two H-element arrays, where H is the
longest codeword’s length. The First array contains the ﬁrst
codeword for a given length, and the Entry array contains a
preﬁx sum of the number of codewords shorter than that length.
Right after all the codewords for a given length are generated,
the First and Entry arrays are updated appropriately at that
index (lines 40–41). Both arrays are used for efﬁcient treeless
canonical decoding.
The theoretical time complexity of our codebook construction, including our modiﬁcations to generate canonized codes,
n
); however, due to the particular implemenis O(H · log log H
tation of merge, which is the most expensive operation, the
H
practical complexity is increased to O(H · H
n /p+log n ), where
H is the longest codeword length, n is the number of symbols,
and p is the number of blocks launched. Nevertheless, due to
H in practical being small and p being sufﬁciently large, we
observe the complexity of O(log n), and our experiments are
consistent with this (see Table III).
C. Encoding
We propose an iterative merge comprised of reduce-merge
and shuffle-merge that is the key to improving memory
bandwidth utilization for encoding. In each iteration, every two
codewords are merged into one, with their lengths summed up.
Formally, given two code-length tuples (a, )2k and (a, )2k+1 ,
we deﬁne


Merge (a, )2k , (a, )2k+1 = (a2k ⊕ a2k+1 , 2k + 2k+1 ) ,
where ⊕ represents for concatenating bits of a2k+1 right after
bits of a2k . Note that the merge is not commutative for the
encoded symbols and must follow the original order.
We further split this merge into reduce-merge and shufflemerge phases. Note that the ﬁrst merge includes a codebook
lookup to get the codewords. After that, the merge is performed
iteratively on two codewords each time.
a) Reduce-Merge: The practical average bitwidth of
Huffman codewords can be fairly low (e.g., most are 1 or
2 bits in many HPC datasets), while data movement is in
terms of single-/multi-byte words (i.e. a multiple of 8 bits,
such as uint{8,16,32}_t). This can signiﬁcantly hurt the
performance due to an extravagant use of threads on the GPU
if the data-thread mapping is too ﬁne, e.g., 1-to-1. In each
iteration of reduction, active threads for data movement halve
every iteration before bits saturates the representing words,
leading to a waste of parallelism. Hence, we map multiple
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Fig. 3: Average bitwidth being a consideration to decide reduction factor.
1

factor r, and shufﬂe factor is derived from s = M − r. In total,
there are M iterations in the entire encoding stage. After that,
we generate a densely encoded bitstream for this chunk. We use
N ≡ 2M to denote the problem size for each chunk, and n ≡ 2s
to denote the reduced size before shuffle-merge.
We use the average codeword bitwidth to determine the
reduction factor r. Speciﬁcally, given a word W of length W , a
“proper” r is tentatively determined according to log β +r+1 =
log W , such that the length of the r-time-merged codeword (r)
is expected as W /2 ≤ (r) < W , toward maximized memory
bandwidth utilization. Note that there are certain codewords
that exceed 32 bits after r-time merge, and these (denoted by
“breaking” in Table II) are ﬁltered out and handled otherwise.
We give a quantitative example to illustrate the importance
of determining a proper reduction factor and how magnitude
may affect the performance due to longer shuffle-merge. We
compare a magnitude of {12, 11, 10} and reduction factor of
{4, 3, 2} on Nyx-Quant from baryon-density ﬁeld, whose average bitwidth is 1.02717 with 1024 symbols. The performance
is shown in Table II. We ﬁnd that the combination of M =10
and r=3 results in the highest performance, which can be
empirically generalized. Although reducing magnitude would
result in more metadata, as we prioritize the performance in
this work, we choose the combination of M = 10 and r = 3 for
the following evaluation.

Fig. 1: reduce-merge of 8-to-1.
two segments
t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15

two parts of
the right
2

t0 t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15

move part 1/2
3

move part 2/2

t8 t9 t10 t11 t12
t8 t9 t10 t11 t12

Fig. 2: Two-step batch move of grouped and typed data. By batch-moving the
right grouped data, warp divergence is decreased.

codewords to one thread to merge until the merged bitwidth
exceeds that a representing word can handle. More precisely,
the condition of stopping reduce-merge is that the average
bitwidth of the merged codeword exceeds half of the bitwidth of
the data type. For example, merging codewords with an average
bitwidth of 2.3 bits for 3 times is expected to result in an 8×
length, averagely 18.4 bits, and end before going beyond 32
bits. The number of iterations (denoted by reduction factor r)
can be determined by the entropy in bits of input data (from
histogram). After reduce-merge is done, the number of merged
codewords is shrunk by 2r ×.
b) Shuffle-Merge: After reduce-merge completes,
threads are grouped to move the corresponding merged
codewords, with one thread assigned to one unit of typed data.
Following the same scheme as reduce-merge, a right group
of typed data is moved to append to its corresponding left
group. To provide more detail, a left group (A, )2k , with data
segment (the representation data type or word is marked with
W ) and its length W , has astarting index i2k (already known)
and an ending index i2k,• = i2k + 2k /W (easy to calculate).
Moreover, the ending bit’s location can be calculated as
2k,• = (2k mod W ), and the number of residual bits is
2k,◦ = W − 2k,• . Thus, the right group (A, )2k+1 needs
2k+1 /H  threads for data movements. For each thread, the
2k,◦ bits are ﬁrst moved to ﬁll the residual bits, and then the
2k,• bits are moved right after the 2k,◦ bits (in the next typed
data cell), as shown in Figure 2. Note that this process is free
of data contention. The iterative process will be performed
for s times (denoted by shufﬂe factor) until a dense bitstream
is formed. We also note that shuffle-merge can be ﬁnished
within a continuous memory space of 2s typed data cells.
c) Interface: Our encoding kernel is interfaced as

reduction
factor

TABLE II: Performance (in GB/s) of our Huffman encoding with different
chunk magnitudes (mag.) and reduction factors on Longhorn and Frontera.
mag. →

(16×) 4
(8×) 3
(4×) 2

212

211

210

227.60
191.41
68.32

274.40
274.42
106.87

291.04
314.63
172.54

Frontera

1

Longhorn

0

212

211

210

breaking

110.94
94.27
42.70

124.42
124.56
55.53

133.84
135.86
79.45

0.000434%
0.003277%
0.007536%

d) Complexity: For reduce-merge, we map multiple
codewords for reduction such that we can effectively move
more bits against the given holding codeword W with length
W . We maintain a block of 2s threads for data movement.
The time complexity is 2(r−i) for the ithiteration, and the time
r
complexity for reduction in parallel is 1 2r−i . Note that the
operations are homogeneous (i.e. there is only one if-branch)
without being affected from warp divergence.
For shuffle-merge, the magnitude of reduced data chunk
remains s, and each typed data cell is assigned with a thread.
At the ith iteration, the chunk is split into (s + 1 − i) groups.
Compared with reduction, shufﬂe creates warp divergence at
a factor of 2, given the groups are to merge with their corresponding other groups. With s parallel shuffle-merges, the
total time complexity is O(s). Note that bank conﬂicts may
affect performance, as the read and written locations inevitably

ReduceShuffleMergeM, r(in, out, metadata).

We expose two independent parameters to describe the problem size and the two merge phases—magnitude M , reduction
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overlap due to the variable length 1 . This proof-of-concept work
is intended to show the effectiveness of the method, the effect
of bank conﬂict is to be further investigated.

B. Experimental Results
1) Parallel Codebook Construction: Call back to §IV-B1,
we observe a practical complexity of O(H · log(n/H)) or
approximately O(log n), where H and n are the height of
the built tree and the problem size, respectively. Although we
exhibit speedups in codebook construction for n = 256 ranging
from 2.0∼2.9 in Table V, greater beneﬁts come from using
more input symbols since the O(n · log n) serial construction algorithm scales slower. To demonstrate this speedup, we
use the gbbct1.seq gene dataset with k-mer analytics, where
k = 3, 4, 5. We also evaluate our codebook construction on the
quantization codes generated by CU SZ from the Nyx dataset.
Note that data other than the 4 bases of DNA are stored in
gbbct1.seq, and as a result, the number of input symbols
needed is greater than 4k .

V. P ERFORMANCE E VALUATION
In this section, we present our experimental setup (including
platforms, baselines, and datasets) and our evaluation results.
A. Experiment Setup
1) Evaluation Platforms: We conduct our experimental
evaluation using the Frontera supercomputer [11] and its subsystem Longhorn [26]. We perform our experiments on an
NVIDIA Tesla V100 GPU from Longhorn and an NVIDIA
Quadro RTX 5000 from Frontera, and compare with CPU
implementations on two 28-core Intel Xeon Platinum 8280
CPUs from Frontera.2 We use NVIDIA CUDA 10.1 and its
default proﬁler to measure the time. In this section, we use tu
to denote Turing RTX 5000 and v to denote Volta V100.
2) Comparison Baselines: CUHD [43] and CU SZ [41] are
two state-of-the-art Huffman encoders for GPUs, but both of
them are coarse-grained and embarrassingly parallelized. We
note that CUHD’s source code [44] only focuses on GPU Huffman decoding and implements a serial CPU Huffman encoder,
so we compare our GPU Huffman encoder only with CU SZ
[41]. We also compare our GPU encoder with the serial encoder
implemented in SZ [39] and with our implemented multi-thread
encoder3 on single and multiple CPU cores, respectively.
3) Test Datasets:
a) Single-Byte Based Datasets: Generic Huffman coding
takes one byte per symbol, hence, at most 256 symbols in total.
Without reinterpreting a bytestream into multi-byte (un)signed
integers or ﬂoating-point numbers, the generic encoding simply
treats all input data as uint8_t. Our evaluation includes these
popular datasets: 1 enwik8 and enwik9 from Large Text
Compression Benchmark [19], the ﬁrst 108 and 109 bytes of
XML-based English Wikipedia dump; 2 nci from Silesia
Corpus [35], a ﬁle for chemical database of structures; 3 mr
from Silesia Corpus [35], a sample ﬁle of medical magnetic
resonance image; and 4 Flan_1565 from SuiteSparse Matrix
Collection [36], a sparse matrix in Rutherford Boeing format.
b) Multi-Byte Based Datasets: We also evaluate two
datasets with multiple bytes as a symbol: 5 Nyx-Quant is the
quantization codes generated by SZ (a famous error-bounded
lossy compression for HPC data) based on Nyx’s (cosmological
simulation) baryon_density from Scientiﬁc Data Reduction
Benchmarks [34]; and 6 gbbct1.seq is a sample DNA sequence data from GenBank [4], where every k nucleotides (kmer) forms a symbol. We test k = {3, 4, 5} in our evaluation.

Ours

parallel

cuSZ

serial

TABLE III: Breakdown comparison of Huffman codebook construction time
(in milliseconds) on RTX 5000 and V100 with different numbers of symbols.
ref. CPU
#sym. serial
Nyx-Quant
3-mer
4-mer
5-mer

Nyx-Quant
3-mer
4-mer
5-mer

1024
2048
4096
8192

0.045
0.208
0.695
1.806

#sym.

serial

1024
2048
4096
8192

0.045
0.208
0.695
1.806

tu
v
gen. codebook
3.051
8.381
20.148
61.748

3.689
9.760
24.684
59.092

gen. CL
0.315
0.494
0.633
1.330

0.383
0.570
0.682
1.145

tu
v
canonize
0.095
0.242
0.519
1.453

0.115
0.284
0.663
1.449

tu

3.416
8.623
20.667
63.201

gen. CW
0.134
0.180
0.173
0.154

0.161
0.209
0.185
0.187

v
total time
3.804
10.044
25.347
60.541

total time
0.449
0.674
0.806
1.484

0.544
0.779
0.867
1.332

Table III compares GPU codebook construction between
serial implementation and our parallel implementation
on several datasets with different numbers of input symbols.
Ours exhibits more dramatic speedups over CU SZ’s when using
more input symbols, consistent with our theoretical analysis
and performing up to 45.5× faster when creating a codebook
for 8192 symbols. Note that ours is no faster than the CPU
serial construction when the number of symbols is below 8192.
This is because caching, high frequency, and superior branch
prediction in combination result in low latency of CPU threads.
However, to avoid long histogramming and other CPU-GPU
data transfers, it is desirable to purely perform codebook construction on the GPU.
CU SZ’s

TABLE IV: Performance (in milliseconds) of multi-thread codebook construction with different numbers of input symbols. The length of the bar under the
number reﬂects the execution time.

1 Due

to the page limit, we refer readers to the discussion of time complexity
at https://github.com/szcompressor/huffre/blob/main/doc/benchmark.md.
2 V100 has 16GB HBM2 memory at 900 GB/s; RTX 5000 has 16GB GDDR6
memory at 448 GB/s; Xeon 8280 has 192GB of 2933 MT/s DDR4 memory.
3 Note that SZ’s current OpenMP version [38] only divides data into multiple
blocks and applies its compression to each block independently.

#sym.

serial

1 core

2 cores

4 cores

6 cores

8 cores

Nyx-Quant

1024

0.045

0.219

0.469

0.622

0.700

0.840

3-mer

2048

0.208

0.361

0.691

1.101

1.122

1.303

4-mer

4096

0.695

0.626

1.006

1.309

1.456

1.707

5-mer

8192

1.806

1.167

1.513

1.657

1.836

2.158

Synthetic

16384

3.671

1.683

1.796

1.705

2.055

2.222

Synthetic

32768

5.783

2.974

2.858

2.626

2.873

3.139

Synthetic

65536

7.641

5.221

4.850

4.411

4.952

5.713

Moreover, since SZ [39] currently does not support building
the Huffman tree in parallel, we also implement a multi-thread
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TABLE V: Breakdown comparison of Huffman performance on tested datasets. Gathering time is excluded.

cuSZ

enwik8
enwik9
mr
nci
Flan_1565
Nyx-Quant

Ours

enwik8
enwik9
mr
nci
Flan_1565
Nyx-Quant

avg. bits

#reduce

mb
mb
9.5 mb
32 mb
1.4 gb
256 mb

5.1639
5.2124
4.0165
2.7307
4.1428
1.0272

-

mb
mb
9.5 mb
32 mb
1.4 gb
256 mb

5.1639
5.2124
4.0165
2.7307
4.1428
1.0272

95

954

95

954

2
2
2
3
2
3

(4×)
(4×)
(4×)
(8×)
(4×)
(8×)

tu
v
hist. gb/s

breaking
0.034915%
0.021747%
0.000174%
0.152880%
nearly 0%
0.003277%

tu
v
codebook ms

tu
v
encode gb/s

tu
v
hist+enc gb/s

102.5
108.2
36.2
66.1
104.2
74.8

252.4
259.6
86.5
150.6
256.6
197.7

1.375
1.382
1.565
0.706
0.758
3.416

1.635
1.640
1.831
1.027
0.950
3.804

10.1
7.2
9.6
8.6
8.5
17.7

12.2
11.3
15.2
14.9
10.7
29.7

8.2
6.8
3.5
6.6
7.8
12.1

9.8
10.8
3.8
9.6
10.2
18.9

102.8
108.1
36.2
56.4
103.5
74.8

252.0
276.1
99.0
169.1
274.7
197.6

0.594
0.626
0.300
0.507
0.314
0.449

0.707
0.666
0.312
0.514
0.327
0.544

42.2
49.7
42.0
63.7
50.0
145.2

94.0
94.6
76.8
154.8
94.9
314.6

25.4
34.0
12.3
20.6
33.5
45.4

46.1
70.6
18.4
36.1
69.5
96.0

TABLE VI: Performance of multi-thread Huffman encoder on Nyx-Quant.

codebook construction using OpenMP. We evaluate its performance and compare it with SZ’s serial codebook construction
on our tested datasets with 1024 ∼ 8192 symbols and synthetic
normally-distributed histograms4 with 16384∼65536 symbols,
as shown in Table IV. We note that in many cases, even
with only one thread, its performance is better than the serial
construction, as it uses internal cache-friendly arrays rather than
the binary trees and priority queues used by the serial construction. We also note that on our test datasets (with codebooks
in the order of 103 ), the multi-thread construction does not
improve the performance because the OpenMP introduces more
overhead than it reduces from multiple threads.
We ﬁnd that our multi-thread CPU codebook construction
needs least 32768 symbols to be able to overcome the OpenMP
overhead and obtain a speedup using multiple threads. Unlike
CPU, GPU parallel construction can always yield a speedup
over serial construction in our tested cases. This is due to the
relatively high latency and low performance of a single GPU
thread. On the other hand, parallelization and synchronization
are relatively low-latency on the GPU. Furthermore, since the
GPU can launch vastly more threads than the CPU, it takes
advantage of ﬁne-grained parallelism in our parallel codebook
construction algorithm.
2) Encoding: Without loss of generality, we evaluate our
Huffman encoder on multiple datasets with various types, as
shown in Table V. Most of our tested datasets have a relatively
large average bitwidth (e.g. 4 or more bits vs. uncompressed 8
bits), leading to a relatively low compression ratio. According
to the aforementioned r decision-making mechanism, only nci
and Nyx-Quant can use r=3 (potentially r=4 for Nyx-Quant),
making their throughputs over 100 GB/s. While compared with
Nyx-Quant, nci has a relatively small data size, so it is difﬁcult
to undersaturate the memory bandwidth. Moreover, Nyx-Quant
has much lower writing effort due to 2.66× higher compression
ratio than nci, so its encoding throughput is high, at 314.6
GB/s.
As mentioned in §IV-C, the rigid ﬁxed-size typed data
makes it possible to meet conﬂict. For example, when merging
Flan_1565, there is less than 1.4e-6% of the data that breaks
the ﬁxed size, while there is 3e-3% of the data for Nyx-Quant.

1

2

4

8

16

32

56

64

tu

v

2.24
1.00

4.42
0.99

8.83
0.98

17.61
0.98

34.97
0.97

63.59
0.89

61.47
0.49

63.14
0.44

74.80

197.60

0.45

0.54

enc. (GB/s)
par. efficiency

1.22
1.00

2.43
0.99

4.83
0.99

9.64
0.99

19.16
0.98

37.85
0.97

55.71
0.81

29.33 145.20
0.37

314.60

hist+enc (GB/s)

0.79

1.57

3.12

6.23

12.38

23.73

29.22

20.03

45.35

96.01

cores
hist. (GB/s)
par. efficiency
codebook (ms)

0.22

Our solution is to backtrace the breaking points in batch, which
starts at the last iteration of reduce-merge and refers to the
2r points that go beyond 32-bit limit together. The reduction
is about 300 μs, including one-time read from global memory.
The total number of breaking points (in percentile) are shown in
the “breaking” column in Table V, which is negligible to affect
the compression ratio. After we ﬁlter out the breaking data, we
can use the state-of-the-art cuSPARSE API or perform a “devicewide” using ready tools such as NVIDIA::cub [29] to perform
a dense-to-sparse conversion to save them. In addition, optional
gathering coarse-grained chunks into an even denser format can
be done, using the merged length; due to the compression ratio
(CR), there is only as much as 1/CR additional data movement,
which is a short-time memcpy to the Reduce-Shuffle-merge
time. Compared with CU SZ’s implementation, our encoder can
improve the performance by 3.1× ∼ 5.0× and 3.8× ∼ 6.8×
on RTX 5000 and V100, respectively, on the tested data.
Finally, we evaluate the performance of our implemented
multi-thread encoding and our overall encoder on Nyx-Quant5
with different numbers of CPU cores, as shown in Table VI. For
encoding, the multi-thread version achieves a peak performance
of 56 GB/s, and maintains high parallel efﬁciency up to 32
cores (with 56 available cores). However, this is still about 5.6×
lower than the performance of our ﬁne-grained Huffman encoding on the V100 (i.e., 314.6 GB/s). For the overall encoder
(including histogramming, codebook construction, and encoding), compared with the multi-thread encoder on the CPUs, our
GPU version on the V100 improves the histogram-encoding
performance by 3.3× (i.e., 29.22 GB/s v.s. 96.01 GB/s). This
is because Huffman encoding tends to be memory-bound, and
the GPU memory such as HBM2 in the V100 has a much higher
bandwidth than state-of-the-art CPU memory such as DRAM4.

4 The symbol numbers in the tested real datasets are no more than 8192, so
we use synthetic data for more than 8192 symbols. Also, note that 8192 is
limited by the current optimal GPU histogramming.

5 We note that multi-thread histogramming/encoding have relatively stable
throughput, thus we only evaluate on Nyx-Quant for demonstration purpose.
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Texas Advanced Computing Center for providing HPC resources that
have contributed to the research results reported within this paper.

We note that several approaches [3, 43] have been proposed
to accelerate Huffman decoding on GPUs, yet few studies
considered optimizing Huffman encoding by fully utilizing
GPU computing power. Despite the limited work on GPUbased Huffman encoding, we still search for some related works
and discuss them as follows.
In general, parallel Huffman coding obtains each codeword
from a lookup table (generated by a Huffman tree) and concatenates codewords together with other codewords. However,
a severe performance issue arises when different threads write
codewords of varying lengths, which results in warp divergence
on GPU [45]. The most deviation between methods occurs in
concatenating codewords. Fuentes-Alventosa et al. [12] proposed a CUDA implementation of Huffman coding with a given
table of variable-length codes, reaching 20× the serial CPU
encoding performance. Rahmani et al. [32] also proposed a
CUDA implementation of Huffman coding based on serially
constructing the Huffman codeword tree and parallel generating
the bytestream, which can achieve up to 22× over the serial
CPU performance by disregarding constraint on the maximum
codeword length or data entropy. Lal et al. [18] proposed
a Huffman-coding-based memory compression technique for
GPUs (called E2 MC) based on a probability estimation of
symbols. Recently, Tian et al. [41] developed a coarse-grained
parallel Huffman encoder for error-bounded lossy compressor
on GPUs; however, this implementation does not address the
non-coalesced memory issue, reaching only 30 GB/s on V100.
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